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Abstract—This paper introduces novel 7-T pseudo-CMOS for 
enhancement mode and 6-T pseudo-CMOS for depletion mode 
inverter circuit architectures. The designs are built around 
mono-type of TFTs and consume less power consumption than 
existing 4-T pseudo-CMOS circuits. In addition, they provide 
steep transfer curves, along with embedded control for 
compensation of device parameter variations. Analysis of the 
transient behavior for the various circuit architectures is 
presented, providing quantitative insight into capacitive loading 
taking into account the effects of overlap capacitances. 
 
Index Terms—pseudo-CMOS, thin film logic circuits, ring 
oscillator, circuit CAD, 
I. INTRODUCTION 
ystem on panel (SOP) integration is gaining significant 
interest in displays and other large area applications. This 
is driven by the need to further reduce cost margins, along with 
the added benefits of increased compaction [1]-[12]. The quest 
for higher on-panel integration density is strongly motivated 
by advances in thin film transistor (TFT) technology, which 
have enabled realization of complex pixel circuits with 
analog-digital functionality [13] for switching and stability 
compensation in active matrix arrays. In addition, digital 
circuits such as shift registers and other logic forms are now 
commonly used for the gate driver electronics [14], [15].  
Unlike the ubiquitous CMOS technology, TFTs (with the 
exception of polysilicon) are generally monotype (i.e. either n- 
or p-channel). A summary of key properties of two monotype 
large area TFT technology families is given in Table 1. Note 
the stark contrast in carrier mobilities of the monotype channel 
rendering poor circuit performance in terms of switching 
behavior and power consumption.   
 Recently, Huang et al. introduced a high performance 4-T 
pseudo-CMOS inverter circuit with monotype transistors 
[16]-[19], however, with static power consumption much 
higher than the conventional CMOS [20] or the dual-VT [21] 
counterpart. Alternate TFT structures based on the dual-gate 
configuration have been proposed [22]-[24] so as to provide 
better control of threshold voltage and improvement in noise 
margin, power consumption and circuit delay. But this comes 
at the cost of fabrication complexity and cost, depending on 	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the material system and associated processing [20]-[24]. In 
addition, control signals are required for circuit operation.  
However, in this paper, the author has provided an ultra 
low-power logic styles for non-complementary logic 
applications by transistor feedback effect. The paper is 
organized as follows. Section II introduces previous reported 
works followed by Section III, which describes the static CAD 
model, used for simulation of the circuits presented in this 
paper. Novel inverter circuits are presented in Section IV and 
circuit performance discussed in Section V and Section VI. 
Section VII presents impact of overlap capacitance on circuit 
performance. Finally, a five-stage 7-T pseudo-CMOS ring 
oscillator is presented in Section VIII followed by conclusions. 
II. INVERTER CIRCUIT CONFIGURATIONS 
There have been a number of inverter circuit types 
introduced and these include, as examples, 
saturated/unsaturated load, level-shifted diode-load, depletion 
load, CMOS [28], and 4-T pseudo-CMOS [17].  
In this paper, these three types of circuits are taken into 
consideration – CMOS, saturated load, and 4-T pseudo-CMOS 
– as shown in Fig. 1.  
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TABLE 1 
COMPARISON OF OXIDE AND ORGANIC TFT TECHNOLOGY 
TFT Technology Oxide Organic 
Device Type N P N P 
Device Materials IGZO Copper 
Oxide 
PTCDI –
C13H27 
Pentacene 
Mobility 
(cm-2/Vs) 
1.58 0.0022 0.09 0.71 
Threshold 
Voltage 
5.77 -4.75 49 -22 
Reference [25] [25] [26] [26] 
Device Type N P N P 
Device Materials SnO2 SnO F16CuPc Pentacene 
Mobility 
(cm-2/Vs) 
- 0.24 0.02 0.06 
Threshold 
Voltage 
- 30 - - 
Reference [27] [27] [20] [20] 
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Fig. 1.  Different inverter configurations; (a) CMOS p-channel load (b) 
diode-connected load (c) enhancement mode 4-T pseudo-CMOS and (d) 
depletion mode 4-T pseudo-CMOS. The enhancement and depletion mode 
have different aspect ratio TFTs. 
 
The CMOS configuration is believed to be the most efficient 
circuit especially for digital circuits. It has negligible static 
power consumption along with a full voltage swing, and a 
perfect transfer curve. However, for most TFT technologies, 
with relative low mobility for one type of material, the 
corresponding transistor has a much larger size to have a 
comparable drivability. In addition, because of its staggered 
structure, the parasitic capacitances resulting from the overlap 
of electrodes, which are proportional to the device channel 
width, cannot be avoided [12],[29]. This results in increased 
power consumption and time delay. The saturated load inverter, 
with its ratioed design, consumes high static power with a 
large pull down device to maintain low logic level. In contrast, 
the recent 4-T pseudo-CMOS configuration has the advantage 
of better noise margin and a large voltage swing. However, the 
first stage of the 4-T pseudo-CMOS with its diode-connected 
architecture, cannot limit the current, which results in relative 
high power consumption [17]-[19].  
III. THIN FILM TRANSISTOR LOGIC DESIGN  
The model used for design and analysis of the logic 
configurations has been reported earlier by Lee et al. [30]- [34] 
and is summarized below. More details about the models has 
been described in Appendix C. 
 
1) Static Model: 
Linear Regime: VGS −VT( ) >VDS  	  
 Ilin = µ0*
NC
NC + NtckTt
⎛
⎝⎜
⎞
⎠⎟
W
L − ΔL
Coxα p+1
Qrefα p
VGS −VT( )α p+1VDS' , (1) 
   
Saturated Regime: VGS −VT( ) ≤VDS  	  
 Isat =
1
2 µ0
* NC
NC + NtckTt
⎛
⎝⎜
⎞
⎠⎟
W
L − ΔL
Coxα p+1
Qrefα p
VGS −VT( )α p+2 βsat . (2) 
 	    
Here, W is the channel width, L the channel length, αp the 
power law exponent, βsat the pinch off coefficient 
βsat=1+VDS/VA, where VDS is a constant and VA the early 
voltage. 
2) Dynamic Model: 
The dynamic model is illustrated in Fig. 2, where the 
various symbols and expressions are summarized in Table 2. 
The key simulation parameters are shown in Table 3. 
 
Fig. 2.  Dynamic model of TFT. Cgst is the sum of gate insulator capacitance 
and the gate source overlap capacitance, and Cgdo gate drain overlap 
capacitance 
IV. PROPOSED LOGIC CIRCUITS 
A. Enhancement-Mode 7-T Pseudo-CMOS Inverter 
Fig. 3 shows circuit schematics of the proposed 
enhancement-mode 7-T pseudo-CMOS inverter designs. While 
enhancement-mode designs generally provide small power 
consumption for the second stage, the first stage of the circuit 
is diode connected, which results in a relative large power 
consumption. Hence, the motivation of the proposed circuits is 
to limit the power consumption by altering its design through 
adding an extra stage. As shown in the Fig. 3(a) and (b), the 
pull down transistors T1, T3, and T6 are connected to the input. 
Transistor T2 is connected to the source of T5 and T4 is 
connected to the source of T2. T5 is diode connected and T7 
connected to the source of T4. With input voltage low, T1, T3 
and T6 are off, transistor T5 conducts and VO1 is set to be 
VSS-VT. Hence, T2 conducts and VO2 is VSS-2VT and T4 
conducts and VO3 is VSS-3VT. Therefore, the load voltage is 
high. When input is high, T1, T3, and T6 conduct. The static 
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current though T5 should be the same as the current through 
T3, so the voltage VO1 reduces. With T1 conducting, the 
voltage VO2 drops. Hence, both the gate voltage of T2 and T4 
decrease and the current though the first and second stage can 
be limited. With the input voltage high, transistor T2 and T4 
work as a feedback system. Transistors T2, T4 and T5 are 
operated in saturation regime. Hence, Vss – VO1 = VO2 – VO3. 
It increases the resistance of the pull up system and provides a 
lower VO3 than the 4-T pseudo-CMOS. Compared with the 
design of previously reported 4-T pseudo-CMOS designs, the 
proposed 7-T pseudo CMOS inverter requires seven TFTs 
instead of four. In addition, the vertical multi-stage 
architecture may require a higher VDD to drive the circuit. 
However, the circuit operating principle is based on a 
complementary switching technique across each stage, thus 
low power consumption has been achieved although the circuit 
speed may be influenced. There is no need to add more 
transistors because the current has been already limited. If 
more transistors are added, the transfer curve shifts to a more 
negative level resulting in large noise margin. This can be 
adjusted with voltage tuning but at the cost of increased power 
consumption. Additionally a transistor number in general 
increases parasitics resulting in increased power consumption 
and a lowering of circuit speed.  
 
 
Fig. 3.  Schematics of enhancement mode (a) n-type 7-T pseudo-CMOS 
inverter (b) p-type 7-T pseudo-CMOS inverter.  
 
 
  
Fig. 4.  Dynamic output and current for the (a) enhancement mode 7-T 
pseudo-CMOS inverter (b) enhancement mode 4-T pseudo-CMOS inverter as 
shown in Fig. 1. (c). 
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TABLE 2 
DYNAMIC MODEL SYMBOLS AND EXPRESSIONS Symbol	   Quantity Expressions	  
gm	   transconductance	   	  
rds	   output	  resistance	   	  
Cgst	   total	  gate	  to	  source	  capacitance	   	  
Cgdo	   gate	  to	  drain	  overlap	  capacitance	   	  
Rcs	   source	  contact	  resistance	   	  
Rcd	   drain	  contact	  resistance	   	   	  
where K is the conductance parameter: , 
Cov the overlap capacitance per unit width, RCW the contact resistance 
parameters,  
 	   TABLE 3 
KEY PARAMETERS FOR SIMULATION 
Symbol Quantity Simulation value 
µn effective mobility of n type 
transistor 
15 cm2/Vs 
µp effective mobility of p type 
transistor 
2 cm2/Vs 
Lmin minimum channel width 10 µm 
ΔL electrical channel length 
expansion 
-3 µm 
VT threshold voltage 2 V 
Cox gate capacitance unit area 12n F/cm2 
Cov overlap capacitance unit length 10p F/cm 
αp power-law exponent, 0.2 
Qref reference charge of tail states 100n C/cm2 
VA0 absolute value of early voltage at 
Lm=10 µm 
200 V 
 
(a) (b) 
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The results shown in Fig. 4 are based on the transistor size 
as indicated in Table 4. 
For fair comparison, the total area of the 7-T pseudo-CMOS 
circuit is equal to that of the pseudo-CMOS and the final stage 
transistors have the same size to keep the same parasitics since 
these affect circuit performance as discussed in Section VI. As 
shown in Fig. 4 (a) and (b), the sum of the on currents I1 (4.5 
µA) and I2 (2.8 µA) in proposed circuit is less than half that of 
the first stage of 4-T pseudo-CMOS: I1 (18 µA). In addition, 
the minimum output voltage (0.22V compared to 1.9V) is also 
much lower. Thus the on current of the 7-T pseudo-CMOS 
circuit in the final stage is one fifth that of 4-T pseudo-CMOS, 
which implies a higher power efficiency and smaller voltage 
for logic low.  
 
B. Depletion-Mode 6-T Pseudo-CMOS Inverter 
 
 
 
 
 
Fig. 5.  Schematics of the depletion mode (a) n-type 6-T pseudo-CMOS 
inverter (b) p-type 6-T pseudo-CMOS inverter. 
 
Figure 5 shows the schematics of the depletion-mode 6-T 
pseudo-CMOS inverter circuits, in which the first stage is a 
zero gate voltage transistor. The second stage is a buffer where 
the gate of T4 is connected with the source of T2. In the last or 
output stage, the gate of T6 connects with the source of T4. As 
shown in Fig. 5(a), a negative threshold voltage provides 
constant current flow by T2. When T1 is on, the zero gate 
voltage current is much smaller than the pull down current, 
and thus limits the static current in Stage 1 resulting in a low 
VO1. When T1 turns on, the current from T2 charges the gate 
voltage of T4. In conventional 4-T pseudo-CMOS designs, a 
large channel width is required for the push up transistor in the 
final stage to drive the load. Hence, the rise time to charge the 
push up transistor could be long, resulting in a slow response 
and higher power consumption. Nevertheless, the 6-T 
pseudo-CMOS design, has a buffer stage containing T3 and T4, 
which can provide a smaller charging time. The channel width 
of transistor T4 can be minimum feature size, so that VO1 can 
rise up faster and the larger source voltage of T4 can charge 
the pull-up transistor T6 quicker, contributing to an improved 
transient time as well as power efficiency. The depletion mode 
inverters could be realized using the same technology as the 
enhancement mode counterpart. According to Chiang et al., 
the threshold voltage of amorphous semiconductors has a 
strong dependence on channel length, where a short channel is 
typically used for depletion mode operation and equivalently, a 
long channel for enhancement mode [35]. 
 
 
Fig. 6.  Dynamic output and current for the (a) depletion mode 6-T 
pseudo-CMOS inverter (b) depletion mode 4-T pseudo-CMOS inverter. 
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TABLE 4 
TRANSISTOR SIZE OF ENHANCEMENT MODE FOR SIMULATION 
TFTs Channel width (µm) 
Channel length 
(µm) 
7-T 
pseudo-CMOS 
T1 10 10 
T2 10 10 
T3 10 10 
T4 10 10 
T5 10 10 
T6 400 10 
T7 200 10 
4-T 
pseudo-CMOS 
T1 40 10 
T2 10 10 
T3 400 10 
T4 200 10 
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The results shown in Fig. 6 are based on the transistor size 
as indicated in Table 5. For fair comparison, the total area of 
the 6-T pseudo-CMOS circuit is equal to that of the 4-T 
pseudo-CMOS counterpart and the final stage transistors have 
the same sizes. As shown in Fig. 6(a) and (b), the addition of 
the turn on current I1 = 0.96 µA and I2 = 0.64 µA is less than 
the on current in the first stage of the 4-T pseudo-CMOS 
circuit, I1 = 1.9 µA. In addition, the on current of the last stage 
is 8.7 µA, compared to 16.7 µA of the 4-T pseudo-CMOS, 
which is a 50% improvement in power efficiency.  
V. VOLTAGE TRANSFER CHARACTERISTICS 
 
 
 
Fig. 7.  Enhancement mode inverter (a) VTC and (b) gain for the 7-T 
pseudo-CMOS (red line) and the 4-T pseudo-CMOS (black line) at different 
tuning voltages 20V, 30V and 40V. 
Fig. 7 shows the enhancement mode transfer characteristics 
and voltage gain of 7-T pseudo-CMOS and the 4-T 
pseudo-CMOS. The VDD used for the simulation is 20V. The 
different curves reflect the different VTCs and gain under 
different tuning voltages VSS. The 7-T pseudo-CMOS provides 
a larger voltage gain and steeper VTCs than that of the 4-T 
pseudo-CMOS. The maximum gain of the 7-T pseudo-CMOS 
is 4.3, while the maximum gain of 4-T pseudo-CMOS is 
around 3. The larger gain can be contributed to the feedback 
effect of transistor T2 and T4. The adjustable post-fabrication 
tuning voltage can be applied to compensate device variations 
due to processing and bias-induced instability [12], [36]-[38].  
 
 
Fig. 8. VTC of the 7-T pseudo-CMOS (black line) and mirrored VTC (red 
line). Insert: Gain plot derived from the VTC. 
Fig. 8 shows the voltage transfer curve of the enhancement 
7-T pseudo-COMS with VDD = 5 V, VSS = 15 V and VT = 2 V. 
The maximum gain is round 6 when the input voltage is 2.4 V. 
The noise margin is normalized with VDD: 
NMH=VOH-VIH=0.0915 V/V and NML=VIL-VOL=0.0875 V/V, 
which implies the proposed circuit is a robust design from the 
standpoint of noise margin. 
Fig. 9 shows the transfer characteristics and voltage gain of 
6-T pseudo-CMOS and the 4-T pseudo-CMOS with depletion 
mode. The curves reflect VTCs and gain for different threshold 
voltages VT. The 6-T pseudo-CMOS provides a larger voltage 
gain and steeper VTCs than that of the 4-T pseudo-CMOS. 
The maximum gain of the proposed inverter is larger than 
eighty. The larger gain can be attributed to its cascade 
structure. In addition, with the increase of VT, the VTC 
becomes more positive and the gain decreases. This could be 
explained by the reduction of current flowing through the 
circuit.  
 
(a) 
(b) 
(a) 
TABLE 5 
TRANSISTOR SIZE OF DEPLETION MODE FOR SIMULATION 
TFTs Channel width (µm) 
Channel length 
(µm) 
6-T 
pseudo-CMOS 
T1 10 10 
T2 10 10 
T3 10 10 
T4 10 10 
T5 200 10 
T6 200 10 
4-T 
pseudo-CMOS 
T1 40 10 
T2 10 10 
T3 200 10 
T4 200 10 
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Fig. 9. Depletion mode inverter (a) VTCs and (b) gain for 6-T pseudo-CMOS 
(red line) and 4-T pseudo-CMOS (black line) with different threshold voltages 
-1V, -3V and -5V. 
 
Fig. 10 provides the power consumption and the total rise 
and fall times with respect to load capacitance. 
 
 
 
 
 
Fig. 10.  Power consumption for (a) enhancement mode operation (b) 
corresponding delay time (c) depletion mode operation and (d) corresponding 
delay time. The tuning voltage is VSS=30 V at 20 kHz frequency. For fair 
comparison, the total area of proposed circuit is equal to that of 4-T 
pseudo-CMOS and the final stage transistors have the same size.  
 
As presented in Fig. 10. (a), the 7-T pseudo-CMOS provides 
smaller power consumption than the 4-T pseudo-CMOS in 
enhancement mode. For a 5 pF capacitive load, the 7-T 
pseudo-CMOS saves 61.33% of total power compared with the 
4-T pseudo-CMOS, while for a 60pF load, it uses 67% less 
power. On the other hand, the 7-T pseudo-CMOS has slightly 
larger rise and fall time for the same tuning voltage of 4-T 
pseudo-CMOS. This is due to the reduction of the VO3 
(VSS-3Vt). VO3 in the 7-T pseudo-CMOS is VSS-3VT when the 
input is low while VO1 in the 4-T pseudo-CMOS circuit is 
VSS-VT. Here they are both charging the load capacitance. 
Hence, the charging current of the 7-T pseudo-CMOS is 
smaller than that of 4-T pseudo-CMOS, resulting in an 
increase of the rise time. In terms of fall time, VO3 of the 7-T 
pseudo-CMOS is smaller than VO1 of the 4-T pseudo-CMOS, 
which on the other hand reduce the discharging time. For 
n-type non-complementary circuits in general, the rise time 
dominates the total delay time and fall time is negligible. 
Hence, the delay time of proposed circuits is longer. In 
addition, relative large overlap capacitance, which is 
comparable with gate capacitance (Cox = 12 nF/cm2, Cox = 15.6 
pF/cm with L’ = 13 um and Cov = 10 pF/cm), cause the 
incensement of transient time of 7-T pseudo-CMOS, which is 
discussed in section VI. For CL = 5 pF, the 7-T pseudo-CMOS 
spends 0.81 µs more than 4-T pseudo-CMOS and this 
increases to 2.10 µs with CL = 60 pF. This is also quantified in 
sections VI. The power-delay product of the 7-T 
pseudo-CMOS is 40%, i.e. 18% less than that of the 4-T 
pseudo-CMOS for 5 pF and 60 pF capacitive loads, 
respectively, as shown in Figure D1 (a). Improvement in 
circuit speed can be achieved by decreasing the overlap 
capacitance. Fig. 10 (c) and (d) show the performance of the 
6-T pseudo-CMOS of depletion mode and 4-T pseudo-CMOS 
of depletion mode. The results indicate that the 6-T 
pseudo-CMOS provides better power consumption along with 
less delay time. It consumes 17.92% and 6% less power than 
the 4-T pseudo-CMOS circuit with CL = 5 pF and CL = 60 pF. 
The rising and falling times of the 6-T pseudo-CMOS is 62.3% 
that of the 4-T pseudo-CMOS for CL=5 pF. In terms of power 
delay product, the 6-T pseudo-CMOS saves 50% and 7% that 
of the 4-T pseudo-CMOS with CL = 5 pF and CL = 60 pF, as 
shown in Fig. D1 (b). 
(a) (b) 
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Because the mobility, operating voltage, threshold voltage 
and oxide capacitance are all different, it is not possible to 
conduct a fair comparison between the circuits proposed here 
and that of conventional CMOS, unless normalization is 
considered, which is presented in Appendix A.  
The normalized power consumption and transient time of 
MOSFET circuit and TFT circuit are shown in Fig. 11. 
 
 
 
 
Fig. 11.  Normalized (a) power consumption and (b) delay time for the 7-T 
pseudo-CMOS, 4-T pseudo-CMOS, CMOS, and diode connected inverter 
configurations, 
 
As indicated in Fig. 11 (a) the normalized power 
consumption derived form Eq. A7 shows that the NMOS 
circuit, 4-T pseudo-CMOS circuit and the 7-T pseudo-CMOS 
circuit are independent of load capacitance. However, 
normalized power of the CMOS circuit decreases with the 
increase of load capacitance, which is due to the insufficient 
charge for load capacitance with large load. We conclude that 
the normalized CMOS circuit consumes less power than the 
other three circuits. In average it is more than one order of 
magnitude less than the 4-T pseudo-CMOS circuit. The 7-T 
pseudo-CMOS circuit consumes one third of the power 
consumed by the 4-T pseudo-CMOS circuit and 5% of that 
consumed by the NMOS circuit, which indicates its high 
power efficiency among the family of non-complementary 
inverters. The normalized transient time as derived form Eq. 
A9 is shown in Fig. 11 (b). It indicates that the CMOS circuit 
provides the smallest transient time, which contributes to its 
complementary nature and its low overlap capacitance. 
However, the pseudo-CMOS circuits show no major difference 
with CMOS, which indicates that for the same driving current, 
the delay of the 7-T pseudo-CMOS is comparable with that of 
CMOS.  
VI. IMPACT OF OVERLAP CAPACITANCE ON CIRCUIT 
PERFORMANCE 
 The overlap capacitances for the circuits considered are 
illustrated in Fig. 12. The total overlap capacitance (Covs+Covd) 
is assumed to be around 2/3 of the gate capacitance in the 
analysis. 
 
  
 Fig. 12.   (a) Enhancement mode 4-T pseudo-CMOS and (b) Enhancement 
mode 7-T pseudo-CMOS with overlap capacitance 
 
As shown in Fig. 13, with the reduction of overlap 
capacitance, the 7-T pseudo-CMOS and the 4-T 
pseudo-CMOS circuits improve their performance in terms of 
both energy efficiency and delay time. The 7-T pseudo-CMOS 
consumes 222 µW compared with 584 µW for the 4-T 
pseudo-CMOS with 10 pF/cm, which is 0.65 pF for the total 
overlap capacitance. If the overlap capacitance reduces to 32.5 
fF, the power consumption of 7-T pseudo-CMOS reduces into 
218 µW while that of 4-T pseudo-CMOS is 583 µW. The 
power consumed due to parasitic capacitance can be divided 
into two parts: 1) charging of the parasitic capacitance; 2) 
increasing of the short circuit power consumption due to the 
rising of charging time (rise time/ fall time). For both the 7-T 
and 4-T pseudo-CMOS circuits, the first part is the same due 
to the same total size of transistors. The power reduction can 
be estimated as: 
 Preduce =
1
2 tr + t f( )reduce VDDIshort f . (3) 
   
The difference between the 7-T and 4-T pseudo-CMOS 
circuits could be estimated as:  
(a) 
(b) 
(a) (b) 
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Preduce_ proposed − Preduce_ pseudo
= 0.5× 0.957µs × 20V × 25µA × 20Hz
−0.5× 0.197µs × 20V × 42µA × 20Hz
= 3.13µW
 which is consistence with the difference of power reduction 
3.29 µW as indicated in Fig. 13(a). 
As shown in Fig 13 (b), the circuit delay time reduces with 
decrease in overlap capacitance. Under the condition Cov = 10 
pF/cm, the tr+tf of the 7-T pseudo-CMOS is 1.6 times that of 
4-T pseudo-CMOS. However, the difference decreases with 
reduction of the overlap capacitance. In the ideal case, with no 
overlap capacitance, the 7-T pseudo-CMOS  uses less time 
for charging/discharging than 4-T pseudo-CMOS. Thus, with 
the reduction of overlap capacitance by future proposed new 
TFT devices structures or fabrication processes, the 7-T 
pseudo-CMOS can achieve similar speeds. The reason for this 
is explained by transient analysis. For both circuits, the final 
stage is the same. Hence, the transient response can be 
estimated through VO1 and VO3 respectively as presented in 
Appendix B. 
 
 
 
 
Fig. 13.   (a) Power consumption (b) delay time as a function of overlap 
capacitance per unit length with load capacitance CL=5pF. 
 
The transient response of 4-T pseudo-CMOS is derived in 
Eq. (B1). The C’ dominates the VO1 response, since the size of 
T4 is five times larger than T1, so the response time decrease 
with the reduction of overlap capacitance. On the other hand, 
for the 7-T pseudo-CMOS, as shown in Eq. (B6), the 
denominators of I2, I4, and I5 has the coefficients K1+1，K2+1，
K3+1, which are overlap capacitance dependent. With 
decreasing Cov, the denominators decrease and if the overlap 
capacitance equals to 0, Eq. (B6) gets simplified to:  	  
 
dVO3
dt =
I2
Cgs7
+ I5Cgs7
, (4) 
   
Eq. (4) indicates that both I2 and I5 charge the gate of T7, so 
VO3 in the 7-T pseudo-CMOS may rise faster than VO1 in 4-T 
pseudo-CMOS. Hence, with decrease of overlap capacitance, 
the transient time of 7-T pseudo-CMOS decrease faster than 
that of 4-T pseudo-CMOS. In addition, as shown in Eq. (B6), 
with the increase of load capacitance, C’ increases, so with the 
(1+Kn) factor, therefore the increase in response time is faster 
than with 4-T pseudo-CMOS as indicated in Fig.10 (b). 
VII. RING OSCILLATOR 
Using the enhancement and depletion mode inverter circuit 
configurations discussed above, the output of a 5-stage ring 
oscillator is shown in Fig. 14, 
 
 
 
 
 
Fig. 14. Voltage output from 5 stage ring oscillator constructed by (a) 
enhancement mode 4-T pseudo-CMOS with VSS = 30V, (b) enhancement 
mode 7-T pseudo-CMOS with VSS = 30V (c) depletion mode 4-T 
pseudo-CMOS with VSS = 30V, (d) depletion mode 6-T pseudo-CMOS with 
VSS = 30V  
 
for which the frequency is given by [39]: 	  
(a) (b) 
(c) (d) 
(a) 
(b) 
>	  REPLACE	  THIS	  LINE	  WITH	  YOUR	  PAPER	  IDENTIFICATION	  NUMBER	  (DOUBLE-­‐CLICK	  HERE	  TO	  EDIT)	  <	  	   9	  
 f = 12Ntd
. (5) 
   
 Here N is the number of stages and td the delay of each 
inverter circuit. The operation frequency of the five stage ring 
oscillators and delay of the circuit calculated from Fig. 14. is 
summarized in Table 6. 
 From Eq. (5), the operating frequency of the ring oscillator is 
inversely proportional with the delay of a single stage.  The 
time delay of the 7-T pseudo-CMOS with positive VT is 28 ns 
larger than that of the 4-T pseudo-CMOS, as discussed 
earlier. .In contrast, in depletion mode configuration, the 6-T 
pseudo-CMOS has a shorter delay time, confirming the states 
in Section V. The propagation delay of inverter is: 
 
t ∼ VDDCLI VDD( ) .     (6) 
With the same VDD, the pull-down transistor of the 
enhancment mode circuit is double that of the depletion mode 
circuit, which provides a larger I(VDD). Hence, the operating 
frequency of the enhancement mode inverter is larger than that 
of the depletion mode.
 
VIII. CONCLUSION 
This paper addressed the design challenges associated with 
TFT-based digital circuits. Novel pseud-CMOS circuit 
architectures operating in both enhancement and depletion 
modes with monotype of transistors are presented. The 
proposed circuit architectures provide low-power consumption, 
large noise margin and rail-to-rail output performance. In 
addition, the author presents a method of normalization 
complementary logics (CMOS) and non-complementary logics. 
The result indicates that the proposed inverter circuit reduces 
power consumption by 95% compared with diode-connected 
inverter circuits. In addition, the author conducted analysis of 
overlap capacitance on circuit performance, the results indicate 
with the reduction of overlap capacitance by future proposed 
new TFT devices structures or fabrication processes, the 7-T 
pseudo-CMOS can achieve fastest speeds among 
non-complementary architecture. Thus, the proposed circuits 
provide a desirable solution for robust flexible electronics and 
displays, where power consumption is critical.  
APPENDIX A 
NORMALIZATION OF POWER CONSUMPTION AND TRANSIENT 
TIME 
To conduct a fair comparison, we consider the general 
transistor model applicable for both CMOS and TFT, which is 
a simplification of Eq. 1:  	  
 
Ilin = µeffCox
W
L' VGS −VT( )VDS
 
Isat =
1
2 µeffCox
W
L' VGS −VT( )
2
. 
(A1) 
   
with µeff = µ0
* NC
NC + NtckTt
⎛
⎝⎜
⎞
⎠⎟
Coxα p
Q refα p
, L' = L − ΔL  and α p = 0 . 
If normalized with transistor property, Eq. A1 can be recast 
as: 	  
 
Ilin
µeffCox
W
L' VGS
2
= 1− VTVGS
⎛
⎝⎜
⎞
⎠⎟
VDS
VGS
 
Isat
µeffCox
W
L' VGS
2
= 12 1−
VT
VGS
⎛
⎝⎜
⎞
⎠⎟
2
. 
(A2) 
   
If the ratio of the operating voltage and threshold voltage of 
TFT and MOSFET are set to be the same, i.e.: 	  
 
VGS _TFT
VGS _MOSFET
=
VDS _TFT
VDS _MOSFET
=
VT _TFT
VT _MOSFET
=
VDD_TFT
VDD_MOSFET
. (A3) 
   
the gate voltage and drain voltage could also be set to have the 
same ratio of drive voltage. Hence, from Eq. A2 and A3, the 
current can be normalized between TFT and MOSFET. 
The total power consumption could be expressed as: 	  
 Ptotal = Pdynamic + Pshort + Pstatic  (A4) 
   
where the dynamic power consumption is: 	  
 Pdynamic = CLVDD2 f , (A5) 
   
which reflects the power required by load and does not reflect 
circuit property. Only the short circuit power and static power 
is proportional to the driving voltage and current: 	  
 
 
Ptotal − Pdynamic( ) ∼VDDI . (A6) 
   
Thus the normalized power could be expressed as: 	  
TABLE 6 
DELAY TIME OF INVERTER CIRCUITS 
TFT Mode Enhancement Depletion 
Inverter 
type 
4-T Pseudo 
-CMOS 
7-T Pseudo 
-CMOS 
4-T Pseudo 
-CMOS 
6-T Pseudo 
-CMOS 
Frequency 386 kHz 348 kHz 182 kHz 204 kHz 
Delay time 
(ns) 
259 287 549 490 
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 P
' =
Ptotal − Pdynamic
µeffCox
W
L VDD
3
 (A7) 
   
and the transient time of the circuit as: 	  
 
 
t ∼ VDDCLI VDD( )
 (A8) 
   
which can be normalized as: 	  
 t ' = t
µeffCox
W
L VDD
2
VDDCL
= t
µeffCox
W
L VDD
CL
. (A9) 
APPENDIX B 
TRANSIENT TIME ANALYSIS 
As shown in Fig. 12 (a) for a falling input, VO1 of the 4-T 
pseudo-CMOS is:  	  
 
dVO1
dt =
I2
C ' +Covd1 +Covs2 	   , (B1) 
   
where I2 the current through T2, C’ the equivalent capacitance 
seen from the final stage: 	   	  
 
 
C ' = Covd 4 +
Cgs4 +Covs4( ) CL +Covd 3( )
Cgs4 +Covs4 +CL +Covd 3
! Covd 4 +Cgs4 +Covs4
, (B2) 
   
For a falling input, the respective VO3 of the 7-T 
pseudo-CMOS at points 1, 2 and 3 are: 	  
 
Cgs2 +Covs2 +Cgs4 +Covs4 +Covd 4( ) dVO1dt
= I2 + Cgs2 +Covs2( ) dVO2dt + Cgs4 +Cov4( )
dVO4
dt
, (B3) 
   	  
 
Cgs2 +Covs2 +Covd 4 +Covs5 +Covd2( ) dVO2dt + I4
= I5 + Cgs2 +Covs2 +Covd 4( ) dVO1dt
, (B4) 
   	  
 
Cgs4 +Covs4 +Covd 3 +C '( ) dVO3dt
= I4 + Cgs4 +Covs4( ) dVO1dt
, (B5) 
   
From Eq. (B3) (B4) (B5), 
 
dVO3
dt =
I2
1+ K1( ) C ' +Covd3( )+C1
+ I41+ K2( ) C ' +Covd3( )+C2
+ I51+ K3( ) C ' +Covd3( )+C3
, 
(B6) 
 
where, I2, I4, I5 are the currents through T2, T4, T5, and C’ the 
equivalent capacitance seen from the final stage is: 	  
 
C ' = Covd 7 +
Cgs7 +Covs7( ) CL +Covd6( )
Cgs7 +Covs7 +CL +Covd6
! Covd 7 +Cgs7 +Covs7 	   . (B7) 
   
The other parameters are summarized as: 
 
K1 =
C1
Cgs4 +Covs4
,
 
C1 = Covs5 +Covd2( ) / / Cgs2 +Covs2 +Covd 4( ) ,
 
K2 =
C2
Covs5 +Covd2 , 
C2 = Cgs4 +Covs4( ) / / Cgs2 +Covs2 +Covd 4( ) , 
K3 =
Covs5 +Covd2
C2 , 
C3 = Covs5 +Covd2 . 
APPENDIX C 
TRAP-LIMITED CONDUCTION AND PERCOLATION MODELS FOR 
TFT 
The developed trap-limited conduction and percolation models 
provide good agreement with the measured transistor 
characteristics as shown in C1. 
 
 
(a) 
>	  REPLACE	  THIS	  LINE	  WITH	  YOUR	  PAPER	  IDENTIFICATION	  NUMBER	  (DOUBLE-­‐CLICK	  HERE	  TO	  EDIT)	  <	  	   11	  
 
Fig. C1. Comparison between measured and modeled transfer characteristics 
(IDS vs. VGS) at (a) linear regime with a small drain voltage (VDS) of 0.1V and 
(b) saturation regime with a high VDS of 20V, respectively. For each regime, a 
good agreement between measurement and modeling is achieved [30]-[34] 
APPENDIX D 
POWER DELAY PRODUCT 
 The power delay product of enhancement mode operation and 
depletion mode operation are illustrated in Fig. A1. 
 
Fig. D1. Power delay product of (a) enhancement mode and (b) depletion 
mode operation The tuning voltage is VSS=30 V at 20 kHz frequency. For fair 
comparison, the total area of the proposed circuit is equal to that of 4-T 
pseudo-CMOS and the final stage transistors have the same size 
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